

PCT  
DT07 Rec'd PCT/PTO 0 7 MAR 2005U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICESUPPLEMENTAL INFORMATION  
DISCLOSURE STATEMENTDocket Number:  
**2885/87**Application Number  
**10/501,903**International Filing Date  
**January 20, 2003**Examiner  
**Not Yet Assigned**Art Unit  
**Not Yet Assigned**Invention Title  
**METHOD OF COMPILATION**Inventor  
**VORBACH et al.**

Address to:

Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on

Date: 4 March 2005

Reg. No. 36,098

Signature: [Signature]  
Michelle M. Carniaux

SIR:

1. In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and in conformance with the procedures of 35 U.S.C. §§ 1.97 and 1.98 and M.P.E.P. § 609, attorneys for Applicant hereby brings the following references to the attention of the Examiner. These references are listed on the attached modified PTO Form No. 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

2. The filing of this Information Disclosure Statement and the enclosed PTO 1449 shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. §1.56(b).

3. A copy of each patent, publication or other information listed on the modified PTO 1449 is enclosed.

4. It is believed that no fees are due in connection with this Information Disclosure Statement. However, should any fees be due, the Commissioner is authorized to charge Deposit Account No. 11-0600 for such fees. A duplicate copy of this communication is enclosed for charging purposes.

Dated: March 4, 2005

CUSTOMER NUMBER 26646

By: [Signature] (Reg. No. 36,098)KENYON & KENYON  
One Broadway  
New York, N.Y. 10004  
(212) 425-7200 (telephone)  
(212) 425-5288 (facsimile)



U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICE

**SUPPLEMENTAL INFORMATION  
DISCLOSURE STATEMENT**

Application Number  
**10/501,903**

International Filing Date  
**January 20, 2003**

Docket Number:  
**2885/87**

Examiner  
**Not Yet Assigned**

Art Unit  
**Not Yet Assigned**

Invention Title  
**METHOD OF COMPILATION**

Inventor  
**VORBACH et al.**

Address to:

Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on

Date: 4 March 2005

Reg. No. 36,098

Signature: [Signature]  
Michelle M. Carniaux

SIR:

1. In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and in conformance with the procedures of 35 U.S.C. §§ 1.97 and 1.98 and M.P.E.P. § 609, attorneys for Applicant hereby brings the following references to the attention of the Examiner. These references are listed on the attached modified PTO Form No. 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.
2. The filing of this Information Disclosure Statement and the enclosed PTO 1449 shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. §1.56(b).
3. A copy of each patent, publication or other information listed on the modified PTO 1449 is enclosed.
4. It is believed that no fees are due in connection with this Information Disclosure Statement. However, should any fees be due, the Commissioner is authorized to charge Deposit Account No. 11-0600 for such fees. A duplicate copy of this communication is enclosed for charging purposes.

Dated: March 4, 2005

**CUSTOMER NUMBER 26646**

By: [Signature] (Reg. No. 36,098)

KENYON & KENYON  
One Broadway  
New York, N.Y. 10004  
(212) 425-7200 (telephone)  
(212) 425-5288 (facsimile)

**SUPPLEMENTAL INFORMATION  
DISCLOSURE  
STATEMENT BY APPLICANT  
PTO FORM 1449**

Atty. Docket No.  
**02885/ 87**


Serial No.  
**10/501,903**

Applicant(s)  
**Martin VORBACH et al.**

International Filing Date  
**January 20, 2003**

Group Art Unit  
**Not Yet Assigned**

**U. S. PATENT DOCUMENTS**

U. S. PATENT DOCUMENTS						
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUB CLASS	FILING DATE
	4,498,134	February 5, 1985	Etchells et al.			
	5,065,308	November 12, 1999	Evans			
	5,072,178	December 10, 1991	Matsumoto			
	5,887,165	March 23, 1999	Martel et al.			
	5,933,642	August 3, 1999	Baxter et al.			
	5,978,260	November 2, 1999	Trimberger et al.			
	6,020,758	February 1, 2000	Patel et al.			
	6,023,564	February 8, 2000	Trimberger			
	6,058,469	May 2, 2000	Baxter			
	6,086,628	July 11, 2000	Dave et al.			
	6,150,837	November 21, 2000	Beal et al.			
	6,150,839	November 21, 2000	New et al.			
	6,173,434	January 9, 2001	Wirthlin et al.			
	6,219,833	April 17, 2001	Solomon et al.			
	6,230,307	May 8, 2001	Davis et al.			
	6,240,502	May 29, 2001	Panwar et al.			
	6,321,373	November 20, 2001	Ekanadham et al.			
	6,404,224	June 11, 2002	Azegami et al.			
	6,496,971	December 17, 2002	Lesea et al.			
	6,587,939	July 1, 2003	Takano			
	6,704,816	March 9, 2004	Burke			
	6,717,436	April 6, 2004	Kress et al.			

**FOREIGN PATENT DOCUMENTS**

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
						YES	NO
	0 463 721	January 2, 1992	Europe				
	0 485 690	May 20, 1992	Europe				
	0 497 029	August 5, 1992	Europe				
	1 146 432	October 17, 2001	Europe				
	38 55 673	November 20, 1996	Germany				
	196 51 075	June 10, 1998	Germany				
	199 26 538	December 14, 2000	Germany				
	2752466	February 20, 1998	France				

WO94/06077	March 17, 1994	PCT				
WO99/00731	January 7, 1999	PCT				
WO99/00739	January 7, 1999	PCT				
WO99/40522	August 12, 1999	PCT				
WO00/77652	December 21, 2000	PCT				
WO00/38087	June 29, 2000	PCT				

### OTHER DOCUMENTS

AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.

- Lizy John et al., "A Dynamically Reconfigurable Interconnect for Array Processors", Vol. 6, No. 1, March 1998, IEEE, pages 150-157
- Fineberg, Samuel et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting", Vol. 11, No. 3, March 1991, pages 239-251
- Jacob, Jeffrey et al., "Memory Interfacing and Instruction Specification for Reconfigurable Processors", ACM 1999, pages 145-154
- Ye, Z.A. et al., "A Compiler for a Processor With A Reconfigurable Functional Unit," FPGA 2000 ACM/SIGNA International Symposium on Field Programmable Gate Arrays, Monterey, CA Feb. 9-11, 2000, pp. 95-100.
- Ling, X., "WASMII: An MPLD with Data-Driven Control on a Virtual Hardware," Journal of Supercomputing, Kluwer Academic Publishers, Dordrecht, Netherlands, 1995, pp.253-276.
- Villasensor, J. et al., "Express Letters Video Communications Using Rapidly Reconfigurable Hardware," IEEE Transactions on Circuits and Systems for Video Technology, IEEE, Inc. NY, December 1995, pp. 565-567.
- Hedge, S.J., "3D WASP Devices for On-line Signal and Data Processing, 1994, International Conference on Wafer Scale Integration, pages 11-21
- Iseli, C., et al. "A C++ Compiler for FPGA Custom Execution Units Synthesis," IEEE. 1995, pp. 173-179
- Alippi, C., et al., "Determining the Optimum Extended Instruction Set Architecture for Application Specific Reconfigurable VLIW CPUs, IEEE., 2001, pp. 50-56
- Dutt, Nikil et al., "If Software is King for Systems-on-Silicon, What's New in Compiler?, IEEE., 1997, pp. 322-325
- Piotrowski, Anton, "IEC-BUS, Die Funktionsweise des IEC-Bus und seine Anwendung in Geräten und Systemen", 1987, Franzis-Verlag GmbH, München, pp. 20-25
- Zhang, N. Et al., Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers, Signals, Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 29 October 2000, pp. 78-83.
- Fornaciari, W. Et al., System-level power evaluation metrics, 1997 Proceedings of the 2nd Annual IEEE International Conference on Innovative Systems in Silicon, New York, NY, October 1997, pp. 323-330.
- Schmit, H. Et al., Hidden Markov Modeling and Fuzzy Controllers in FPGAs, FPGAs for Custom Computing Machined, 1995; Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, pp. 214-221.
- Simunic, T. Et al., Source Code Optimization and Profiling of Energy Consumption in Embedded Systems, Proceedings of the 13th International Symposium on System Synthesis, September 2000, pp. 193-198.
- Callahan, T., et al., The Garp Architecture and C Computer, University of California, Berkeley, IEEE, April 2000, pp. 62-29.
- The XPP White Paper, Release 2.1, PACT – A Technical Perspective, March 27, 2002, pages 1-27.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.